Modeling and characterization of polycrystalline-silicon thin-film transistors with a channel-length comparable to a grain size

A spatially discrete grain-boundary model for characterizing polycrystalline-silicon (poly-Si) thin-film transistors (TFTs) is developed. This model was formulated for an interface state localized at the grain boundary. Threshold voltage (Vth) variation was analyzed using the model by changing the trap density and the location and number of grain boundaries in the poly-Si channel. The Vth shifts were found to be linearly dependent on the trap density (NGB) at the grain boundary and almost independent of the boundary location. The dependence of Vth on NGB was 0.15 V per trap density of 1012 cm−2 in long-gate TFTs. Since grain formation in the poly-Si channel is not controllable (it tends to be random), the threshold-voltage shift (ΔVth) predicted by the simulation will appear as statistical fluctuation in device fabrication. Simulation of the Vth fluctuation ranges showed that ΔVth increases with a decrease in channel length and will exceed 0.2 V in TFTs with a channel length of 1 μm or less when there is ...

[1]  K. Saraswat,et al.  Controlled two-step solid-phase crystallization for high-performance polysilicon TFT's , 1997, IEEE Electron Device Letters.

[2]  R. Hall.  Electron-Hole Recombination in Germanium , 1952 .

[3]  W. Read,et al.  Statistics of the Recombinations of Holes and Electrons , 1952 .

[4]  G. Fortunato,et al.  Determination of gap state density in polycrystalline silicon by field‐effect conductance , 1986 .

[5]  T. Ikoma,et al.  Computer-aided analysis of GaAs n-i-n structures with a heavily compensated i-layer , 1986, IEEE Transactions on Electron Devices.

[6]  M. Han,et al.  Gate-overlapped lightly doped drain poly-Si thin-film transistors for large area-AMLCD , 1998 .

[7]  T. Brown,et al.  Investigation of the low field leakage current mechanism in polysilicon TFT's , 1998 .

[8]  Stephen J. Fonash,et al.  Polycrystalline silicon thin film transistors on Corning 7059 glass substrates using short time, low‐temperature processing , 1993 .

[9]  Warren B. Jackson,et al.  Density of gap states of silicon grain boundaries determined by optical absorption , 1983 .

[10]  Ping Keung Ko,et al.  Kink-free polycrystalline silicon double-gate elevated-channel thin-film transistors , 1998 .

[11]  K. H. Lee,et al.  A high-performance polycrystalline silicon thin film transistor with a silicon nitride gate insulator , 1998 .

[12]  T. Sigmon,et al.  High-performance thin-film transistors fabricated using excimer laser processing and grain engineering , 1998 .

[13]  Hyun Jae Kim,et al.  New excimer‐laser‐crystallization method for producing large‐grained and grain boundary‐location‐controlled Si films for thin film transistors , 1996 .

[14]  S. Maeda,et al.  A C-switch cell for low-voltage and high-density SRAMs , 1998 .

[15]  K. Yamaguchi,et al.  Two-dimensional numerical simulation of Fermi-level pinning phenomena due to DX centers in AlGaAs/GaAs HEMTs , 1989 .