Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications

In this paper, the electrical characteristics of tunnel field-effect transistor (TFET) devices are explored for energy harvesting front-end circuits with ultralow power consumption. Compared with conventional thermionic technologies, the improved electrical characteristics of TFET devices are expected to increase the power conversion efficiency of front-end charge pumps and rectifiers powered at sub- $\mu \text{W}$ power levels. However, under reverse bias conditions the TFET device presents particular electrical characteristics due to its different carrier injection mechanism. In this paper, it is shown that reverse losses in TFET-based circuits can be attenuated by changing the gate-to-source voltage of reverse-biased TFETs. Therefore, in order to take full advantage of the TFETs in front-end energy harvesting circuits, different circuit approaches are required. In this paper, we propose and discuss different topologies for TFET-based charge pumps and rectifiers for energy harvesting applications.

[1]  Hei Wong,et al.  A comparative study of charge pumping circuits for flash memory applications , 2012, Microelectron. Reliab..

[2]  S. Datta,et al.  Tunnel transistors for energy efficient computing , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[3]  Ian A. Young,et al.  Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[4]  S. Datta,et al.  Demonstration of p-type In0.7Ga0.3As/GaAs0.35Sb0.65 and n-type GaAs0.4Sb0.6/In0.65Ga0.35As complimentary Heterojunction Vertical Tunnel FETs for ultra-low power logic , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[5]  H. Riel,et al.  Fabrication and analysis of vertical p-type InAs-Si nanowire Tunnel FETs , 2015, EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon.

[6]  Narayanan Vijaykrishnan,et al.  A High-Efficiency Switched-Capacitance HTFET Charge Pump for Low-Input-Voltage Applications , 2015, 2015 28th International Conference on VLSI Design.

[7]  Massimo Alioto,et al.  Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Massimo Alioto,et al.  Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II–Evaluation at Circuit Level and Design Perspectives , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  David Cavalheiro,et al.  Pespectives of TFET devices in ultra-low power charge pumps for thermo-electric energy sources , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  Ian A. Young,et al.  Tunnel Field-Effect Transistors: Prospects and Challenges , 2015, IEEE Journal of the Electron Devices Society.

[11]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[12]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[13]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[14]  Narayanan Vijaykrishnan,et al.  Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[15]  Vinay Saripalli,et al.  III-V Tunnel FET Model , 2015 .

[16]  S. Datta,et al.  On Enhanced Miller Capacitance Effect in Interband Tunnel Transistors , 2009, IEEE Electron Device Letters.

[17]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[18]  Narayanan Vijaykrishnan,et al.  Tunnel FET RF Rectifier Design for Energy Harvesting Applications , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[19]  Erik Lind,et al.  III-V Heterostructure Nanowire Tunnel FETs , 2015, IEEE Journal of the Electron Devices Society.

[20]  Narayanan Vijaykrishnan,et al.  Tunnel FET technology: A reliability perspective , 2014, Microelectron. Reliab..

[21]  Narayanan Vijaykrishnan,et al.  Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[22]  Narayanan Vijaykrishnan,et al.  Comparative Area and Parasitics Analysis in FinFET and Heterojunction Vertical TFET Standard Cells , 2016, ACM J. Emerg. Technol. Comput. Syst..

[23]  S. Datta,et al.  Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation , 2009, IEEE Transactions on Electron Devices.