Hardware/Software Partitioning in Verilog
暂无分享,去创建一个
[1] Jifeng He,et al. From Operational Semantics to Denotational Semantics for Verilog , 2001, CHARME.
[2] Shengchao Qin,et al. Partitioning program into hardware and software , 2001, Proceedings Eighth Asia-Pacific Software Engineering Conference.
[3] Michael J. C. Gordon,et al. The semantic challenge of Verilog HDL , 1995, Proceedings of Tenth Annual IEEE Symposium on Logic in Computer Science.
[4] Augusto Sampaio,et al. A Normal Form Reduction Strategy for Hardware/Software Partitioning , 1997, FME.
[5] C. A. R. Hoare,et al. Provably Correct Systems , 1994, FTRTFT.
[6] Augusto Sampaio. An Algebraic Approach to Compiler Design , 1993, AMAST Series in Computing.
[7] He Jifeng,et al. Formalising VERILOG , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).
[8] He Jifeng. An Algebraic Approach to the VERILOG Programming , 2003 .
[9] Jifeng He,et al. Deriving operational semantics from denotational semantics for Verilog , 2001, Proceedings Eighth Asia-Pacific Software Engineering Conference.
[10] Michael J. C. Gordon,et al. Relating Event and Trace Semantics of Hardware Description Languages , 2002, Comput. J..
[11] He Jifeng,et al. An algebraic approach to hardware/software partitioning , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).