Thermal conduction path analysis in 3-D ICs

The on-going effort of integrating heterogeneous circuits as well as the increasing length of global interconnect are driving the semiconductor community towards 3-D integrated circuits. In this work, thermal paths within a 3-D stack are investigated using the HotSpot simulator, and the results are compared to experimental data of a fabricated two layer stack with a single back metal layer. Resistive heaters and sensors measure the heat flow in both the horizontal and vertical dimensions. The dependence of the thermal conductivity on temperature is integrated into the thermal simulation process. At high temperatures (~ 80°C), this effect is responsible for inaccuracies in the temperature and thermal resistance of up to, respectively, 20% and 28%. As confirmed by simulation, those horizontal paths that lie mostly within the silicon layer conduct more heat as compared to the vertical paths, since the thermal conductivity of silicon dioxide is ~ 200 times smaller than the thermal conductivity of silicon.

[1]  David Atienza,et al.  Energy-Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  H. A. Schafft,et al.  Thermal conductivity measurements of thin-film silicon dioxide , 1989, Proceedings of the 1989 International Conference on Microelectronic Test Structures.

[3]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Avram Bar-Cohen,et al.  Thermal management of on-chip hot spots and 3D chip stacks , 2009, 2009 IEEE International Conference on Microwaves, Communications, Antennas and Electronics Systems.

[5]  Eby G. Friedman,et al.  Electrical modeling and characterization of 3-D vias , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  E. Friedman,et al.  Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.

[7]  G. A. Slack,et al.  Thermal Conductivity of Silicon and Germanium from 3°K to the Melting Point , 1964 .

[8]  J. Wakil,et al.  An efficient lid design for cooling stacked flip-chip 3D packages , 2012, 13th InterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.

[9]  G. A. Slack,et al.  Thermal Conductivity of Pure and Impure Silicon, Silicon Carbide, and Diamond , 1964 .

[10]  E. Beyne.  3D interconnection and packaging: impending reality or still a dream? , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Wei Huang,et al.  HotSpot—A Chip and Package Compact Thermal Modeling Methodology for VLSI Design , 2007 .

[12]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[13]  J. Hauser,et al.  Electron and hole mobilities in silicon as a function of concentration and temperature , 1982, IEEE Transactions on Electron Devices.

[14]  S. Li,et al.  The dopant density and temperature dependence of electron mobility and resistivity in n-type silicon , 1977 .

[15]  M. Asheghi,et al.  Thermal conduction in doped single-crystal silicon films , 2002 .

[16]  Glenn H. Chapman,et al.  3D heterogeneous sensor system on a chip for defense and security applications , 2004, SPIE Defense + Commercial Sensing.

[17]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .