Advanced rail clamp networks for ESD protection

A new, area efficient, boosted and distributed active MOSFET rail clamp network for I/O pad ESD protection is presented. In addition, a compact new rail clamp trigger circuit with high resistance to false triggering is introduced.

[1]  W.R. Anderson,et al.  Cross-referenced ESD protection for power supplies [microprocessors] , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[2]  Koen G. Verhaege,et al.  High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  S. Trinh,et al.  Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  N. Cave,et al.  A versatile 0.13 /spl mu/m CMOS platform technology supporting high performance and low power applications , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[5]  P. Abramowitz,et al.  A 100 nm copper/low-k bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[6]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[7]  Chenming Hu,et al.  An analytical breakdown model for short-channel MOSFET's , 1982, IEEE Transactions on Electron Devices.

[8]  ダブリュ． ミラー、ジェームズ,et al.  Electrostatic discharge (esd) protection circuit , 2001 .

[9]  Timothy J. Maloney,et al.  New considerations for MOSFET power clamps , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  Cynthia A. Torres,et al.  Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  ジェレミー・シー・スミス,et al.  Circuit for electrostatic discharge protection , 1998 .

[12]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[13]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[14]  Timothy J. Maloney,et al.  Stacked PMOS clamps for high voltage power supply protection , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).