A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS

This paper presents a 9-bit subrange analog-to-digital converter (ADC) consisting of a 3.5-bit flash coarse ADC, a 6-bit successive-approximation-register (SAR) fine ADC, and a differential segmented capacitive digital-to-analog converter (DAC). The flash ADC controls the thermometer coarse capacitors of the DAC and the SAR ADC controls the binary fine ones. Both theoretical analysis and behavioral simulations show that the differential non-linearity (DNL) of a SAR ADC with a segmented DAC is better than that of a binary ADC. The merged switching of the coarse capacitors significantly enhances overall operation speed. At 150 MS/s, the ADC consumes 1.53 mW from a 1.2-V supply. The effective number of bits (ENOB) is 8.69 bits and the effective resolution bandwidth (ERBW) is 100 MHz. With a 1.3-V supply voltage, the sampling rate is 200 MS/s with 2.2-mW power consumption. The ENOB is 8.66 bits and the ERBW is 100 MHz. The FOMs at 1.3 V and 200 MS/s, 1.2 V and 150 MS/s and 1 V and 100 MS/s are 27.2, 24.7, and 17.7 fJ/conversion-step, respectively.

[1]  Eric Andre,et al.  A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Mau-Chung Frank Chang,et al.  A 1-V 1.25-GS/S 8-Bit Self-Calibrated Flash ADC in 90-nm Digital CMOS , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Andrea Baschirotto,et al.  An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[6]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[7]  Kiat Seng Yeo,et al.  An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Sanroku Tsukamoto,et al.  A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Franco Maloberti,et al.  Design and Experimental Verification of a Power Effective Flash-SAR Subranging ADC , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[11]  Young-Kyun Cho,et al.  A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter With a Capacitor Reduction Technique , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Klaas Bult,et al.  A 10b , 500-MSample / s CMOS DAC in 0 . 6 mm , 1999 .

[13]  P.M. Figueiredo,et al.  A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[15]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[16]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[17]  Soon-Jyh Chang,et al.  A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[18]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[19]  Sanroku Tsukamoto,et al.  A 10-b 50-MS/s 820- $\mu $W SAR ADC With On-Chip Digital Calibration , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[20]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[21]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[22]  Pedro M. Figueiredo,et al.  Averaging technique in flash analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.