Embedded Test Resource to Reduce the Required Memory and Channels of Tester

An embedded test stimulus decompressor is presented to generate the test patterns, which can reduce the required vector memory and channels of automatic test equipment (ATE). The decompressor consists of a periodically alterable MUX network which has multiple configurations to decode the input information flexibly. A complete synthesis flow is presented to generate the MUXs network automatically. With the dedicated efforts, the low-cost ATE with low data bandwidth can be used to test the system-on-a-chip with high complexity

[1]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Alex Orailoglu,et al.  Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[4]  Bashir M. Al-Hashimi,et al.  Integrated test data decompression and core wrapper design for low-cost system-on-a-chip testing , 2002, Proceedings. International Test Conference.

[5]  Wenjing Rao,et al.  Test application time and volume compression through seed overlapping , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[6]  Alex Orailoglu,et al.  Reducing test application time through test data mutation encoding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[7]  Janak H. Patel,et al.  Test data compression and test time reduction of longest-path-per-gate tests based on Illinois scan architecture , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  Krishnendu Chakrabarty,et al.  Nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[9]  Nur A. Touba,et al.  3-stage variable length continuous-flow scan vector decompression scheme , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[10]  Alex Orailoglu,et al.  Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[11]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[12]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[13]  Nur A. Touba,et al.  Virtual scan chains: a means for reducing scan length in cores , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[14]  Nur A. Touba,et al.  Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.

[15]  Lei Li,et al.  Test Data Compression Using Dictionaries with Fixed-Length Indices , 2003 .

[16]  Bapiraju Vinnakota,et al.  Combining dictionary coding and LFSR reseeding for test data compression , 2004, Proceedings. 41st Design Automation Conference, 2004..

[17]  J. Culberson.  Iterated Greedy Graph Coloring and the Difficulty Landscape , 1992 .

[18]  Shianling Wu,et al.  VirtualScan: a new compressed scan technology for test cost reduction , 2004 .