Control design and frequency analysis of an output filter in parallel interleaved converters

An important characteristic in multicell parallel voltage source converters (VSCs), besides the enhancing of the current capacity, is the possibility of decreasing the energy storage in the output filter by interleaving the pulses sent to the semiconductors. As consequences, the filter components are smaller, losses are reduced and the electrical dynamics is enhanced, i.e. the filter presents higher bandwidth. Despite the higher speed as the number of cells increases, the filter's closed loop dynamics cannot follow continuously this improvement once the sampling/switching frequency limits the controller actuation. This paper presents a review about VSC output LCL filters and describes a methodology for the current controller design followed by an analysis in the frequency domain of the system's overall dynamics as the number of cells increases.

[1]  R.T. O'Brien,et al.  A unified procedure for discrete-time root locus and Bode design , 2005, Proceedings of the 2005, American Control Conference, 2005..

[2]  Marco Liserre,et al.  Grid-Filter Design for a Multimegawatt Medium-Voltage Voltage-Source Inverter , 2011, IEEE Transactions on Industrial Electronics.

[3]  Thierry Meynard,et al.  Multicell converters: basic concepts and industry applications , 2002, IEEE Trans. Ind. Electron..

[4]  Li Peng,et al.  A Novel Design and Optimization Method of an $LCL$ Filter for a Shunt Active Power Filter , 2014, IEEE Transactions on Industrial Electronics.

[5]  Mehmet Turan Soylemez,et al.  Guaranteed Dominant Pole Placement with Discrete-PID Controllers: A Modified Nyquist Plot Approach , 2014 .

[6]  M. Liserre,et al.  A stable three-phase LCL-filter based active rectifier without damping , 2003, 38th IAS Annual Meeting on Conference Record of the Industry Applications Conference, 2003..

[7]  Bernardo Cougo.  Design and Optimization of InterCell Transformers for Parallel MultiCell Converters , 2010 .

[8]  M. Liserre,et al.  Design and control of an LCL-filter based three-phase active rectifier , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[9]  W. Evans.  Control system synthesis by Root Locus method , 1950, Electrical Engineering.

[10]  Mehmet Turan Söylemez,et al.  Estimate of the farthest possible non-dominant pole locations with PID controllers , 2015, 2015 23rd Mediterranean Conference on Control and Automation (MED).

[11]  Karl Johan Åström,et al.  Dominant Pole Design - A Unified View of PID Controller Tuning , 1992 .