An area-Efficient LDPC decoder for multi-standard with conflict resolution

This paper presents an area efficient decoder architecture that supports both perfectly structured and not perfectly structured LDPC codes. To verify our architecture, an area-efficient LDPC decoder that supports both China Multimedia Mobile Broadcasting (CMMB) and Digital Terrestrial/ Television Multimedia Broadcasting (DTMB) standards is developed. A solution is proposed to avoid memory access conflict problem caused by TDMP algorithm. The main timing schedule is arranged carefully to handle the operations of our solution while avoiding much additional hardware consumption. We also optimize the extrinsic message storing strategy to reduce the memory bits needed. Besides the extrinsic message recover and the accumulate operation are merged together. Based on SMIC 0.13 um standard CMOS process, the core area of the decoder is only 4.75 mm2 and the maximum operating clock frequency is 200 MHz. With 5 iterations, the estimated average power consumption is 48.4 mW at 25 MHz for CMMB and 130.9 mW at 50 MHz for DTMB with 1.2V supply.

[1]  Vincent Berg,et al.  Low cost LDPC decoder for DVB-S2 , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[2]  D. Declercq,et al.  A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling , 2006, 2006 International Symposium on Intelligent Signal Processing and Communications.

[3]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[4]  Guido Masera,et al.  Implementation of a Flexible LDPC Decoder , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[6]  Gwan S. Choi,et al.  Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[7]  Kai Zhang,et al.  A dual-rate LDPC decoder for china multimedia mobile broadcasting systems , 2010, IEEE Transactions on Consumer Electronics.

[8]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Jinghu Chen,et al.  Decoding low-density parity check codes with normalized APP-based algorithm , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[10]  Emmanuel Boutillon,et al.  Conflict Resolution by Matrix Reordering for DVB-T2 LDPC Decoders , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[11]  Yun Chen,et al.  A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[12]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[13]  Kai Zhang,et al.  An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems , 2009, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors.

[14]  Joseph R. Cavallaro,et al.  A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards , 2008, 2008 IEEE International SOC Conference.

[15]  An Pan,et al.  An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.