论文信息 - High-resolution ADC operation up to 19.6 GHz clock frequency

High-resolution ADC operation up to 19.6 GHz clock frequency

We have designed, fabricated and tested the second-generation (2G) design of a high-resolution, dynamically programmable analog-to-digital converter (ADC) for radar and communications applications. The ADC chip uses the phase modulation–demodulation architecture and on-chip digital filtering. The 2G ADC design has been substantially enhanced. Both ADC front-end modulator and demodulator, as well as decimation digital filter, have been redesigned for operation at 20 GHz. Test results of this 6000 Josephson junction 2G ADC chip at clock frequencies up to 19.6 GHz are described. These test results were compared to the results of ADC functional simulation using MATLAB.

[1] T. V. Filippov,et al. A superconductor high-resolution ADC , 2001 .

[2] T. V. Filippov,et al. Encoders and decimation filters for superconductor oversampling ADCs , 2001 .

[3] S.V. Rylov,et al. Superconducting high-resolution A/D converter based on phase modulation and multichannel timing arbitration , 1995, IEEE Transactions on Applied Superconductivity.