A high-speed unified hardware architecture for 128 and 256-bit security levels of AES and the SHA-3 candidate Grøstl

One of the five final SHA-3 candidates, Grostl, has been inspired by the Advanced Encryption Standard. This unique feature can be exploited in a large variety of practical applications. In order to have a better picture of the Grostl-AES computational efficiency (high-level scheduling, internal pipelining, resource sharing, etc.), we designed a high-speed coprocessor for the Grostl-based HMAC and AES in the counter mode. This coprocessor offers high-speed computations of both authentication and encryption/decryption with relatively small penalty in terms of area and speed when compared to the authentication (original Grostl circuitry) functionality only. From our perspective, the main advantage of Grostl over other finalists is the fact that its hardware architecture naturally accommodates AES at the cost of a small area overhead.

[1]  Kris Gaj,et al.  Use of embedded FPGA resources in implementations of 14 round 2 SHA-3 candidates , 2011, 2011 International Conference on Field-Programmable Technology.

[2]  Kris Gaj,et al.  Groestl Tweaks and their Effect on FPGA Results , 2011, IACR Cryptol. ePrint Arch..

[3]  Luigi Dadda,et al.  Quasi-pipelined hash circuits , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).

[4]  Jean-Luc Beuchat,et al.  Compact Implementation of Threefish and Skein on FPGA , 2012, 2012 5th International Conference on New Technologies, Mobility and Security (NTMS).

[5]  Kris Gaj,et al.  A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl , 2012, 2012 15th Euromicro Conference on Digital System Design.

[6]  Eiji Okamoto,et al.  A low-area unified hardware architecture for the AES and the cryptographic hash function ECHO , 2011, Journal of Cryptographic Engineering.

[7]  Marcin Lukowiak,et al.  Skein Tree Hashing on FPGA , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[8]  Christian Wenzel-Benner,et al.  XBX: eXternal Benchmarking eXtension for the SUPERCOP Crypto Benchmarking Framework , 2010, CHES.

[9]  Morris J. Dworkin,et al.  SP 800-38A 2001 edition. Recommendation for Block Cipher Modes of Operation: Methods and Techniques , 2001 .

[10]  Kate Walton,et al.  The impact. , 2013, Iowa medicine : journal of the Iowa Medical Society.

[11]  Kris Gaj,et al.  Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs , 2010, CHES.

[12]  Kris Gaj,et al.  Comprehensive Evaluation of High-Speed and Medium-Speed Implementations of Five SHA-3 Finalists Using Xilinx and Altera FPGAs , 2012, IACR Cryptol. ePrint Arch..

[13]  Kimmo Järvinen.  Sharing Resources Between AES and the SHA-3 Second Round Candidates Fugue and Grøstl , 2010 .

[14]  Kris Gaj,et al.  Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs , 2011, CHES.

[15]  Arun K. Somani,et al.  Hashchip: A shared-resource multi-hash function processor architecture on FPGA , 2007, Integr..

[16]  Elaine B. Barker,et al.  The Keyed-Hash Message Authentication Code (HMAC) | NIST , 2002 .

[17]  Tung-Sang Ng,et al.  A unified architecture of MD5 and RIPEMD-160 hash algorithms , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[18]  Luigi Dadda,et al.  The design of a high speed ASIC unit for the hash function SHA-256 (384, 512) , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[19]  P. Schaumont,et al.  How Can We Conduct " Fair and Consistent " Hardware Evaluation for SHA-3 Candidate ? , 2010 .

[20]  William P. Marnane,et al.  FPGA Implementations of the Round Two SHA-3 Candidates , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[21]  Jens-Peter Kaps,et al.  Efficient Hardware Accelerator for IPSec Based on Partial Reconfiguration on Xilinx FPGAs , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[22]  Kazuo Ohta,et al.  Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII , 2010, IACR Cryptol. ePrint Arch..

[23]  Jun Han,et al.  A reconfigurable and ultra low-cost VLSI implementation of SHA-1 and MD5 functions , 2007, 2007 7th International Conference on ASIC.

[24]  Steffen Reith,et al.  On FPGA-Based Implementations of the SHA-3 Candidate Grøstl , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[25]  John Kelsey,et al.  Third-Round Report of the SHA-3 Cryptographic Hash Algorithm Competition , 2012 .

[26]  Martin Feldhofer,et al.  High-Speed Hardware Implementations of BLAKE, Blue Midnight Wish, CubeHash, ECHO, Fugue, Gröstl, Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein , 2009, IACR Cryptol. ePrint Arch..

[27]  Matti Tommiska,et al.  A Compact MD5 and SHA-1 Co-Implementation Utilizing Algorithm Similarities , 2005, ERSA.

[28]  Florian Mendel,et al.  Symmetric Cryptography , 2009 .

[29]  Cheng-Wen Wu,et al.  An HMAC processor with integrated SHA-1 and MD5 algorithms , 2004 .