Design of an Area-Efficient Multiplierless Processing Element For Fast Two Dimensional Image Convolution

Two dimensional (2D) image convolution is a typical algorithm executed by window-based spatial domain filters, which are in turn used in many applications including intrusion detection. Systolic arrays have been widely used in them by exploiting the hardware parallelism on FPGAs to increase the throughput of the system. These implementations differ mostly in the processing element (PE) architecture employed. We propose a new scheme for the PE in the systolic array architecture which uses a novel area-time efficient lookup table (LUT) based method and reduces the LUT resource usage by almost 50% when compared to the conventional constant coefficient LUT based method.

[1]  Ernest Jamro,et al.  Constant coefficient multiplication in FPGA structures , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.

[2]  Thomas S. Huang,et al.  Image processing , 1971 .

[3]  Vijayan K. Asari,et al.  Design of an Efficient Multiplier-Less Architecture for Multi-dimensional Convolution , 2005, Asia-Pacific Computer Systems Architecture Conference.

[4]  Vijayan K. Asari,et al.  An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[5]  A. Prasad Vinod,et al.  A new common subexpression elimination algorithm for implementing low complexity FIR filters in software defined radio receivers , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  Ernest Jamro,et al.  FPGA implementation of addition as a part of the convolution , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[7]  Ernest Jamro,et al.  Genetic programming in FPGA implementation of addition as a part of the convolution , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[8]  Yvon Savaria,et al.  Reconfigurable pipelined 2-D convolvers for fast digital signal processing , 1999, IEEE Trans. Very Large Scale Integr. Syst..