Synthesis of Intermediate Memories needed for the Data Supply to Processor Arrays