Improved on-chip communication architecture for multi-core embedded system
暂无分享,去创建一个
Jiawen Wang | Duoli Zhang | Ning Hou | Gaoming Du | Li Li | Hongbing Pan
[1] Henry Hoffmann,et al. On-Chip Interconnection Architecture of the Tile Processor , 2007, IEEE Micro.
[2] Fabrizio Petrini,et al. Cell Multiprocessor Communication Network: Built for Speed , 2006, IEEE Micro.
[3] Luca Benini,et al. Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.
[4] John Goodacre,et al. Parallelism and the ARM instruction set architecture , 2005, Computer.
[5] Sriram R. Vangal,et al. A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.
[6] Dake Liu,et al. Design of a switching node (router) for on-chip networks , 2003, ASIC, 2003. Proceedings. 5th International Conference on.