Stream Computations Organized for Reconfigurable Execution (SCORE)
暂无分享,去创建一个
John Wawrzynek | Michael Chu | André DeHon | Randy Huang | Eylon Caspi | Joseph Yeh | J. Wawrzynek | A. DeHon | Randy Huang | E. Caspi | Michael Chu | J. Yeh
[1] Seth Copen Goldstein,et al. PipeRench: a co/processor for streaming multimedia acceleration , 1999, ISCA.
[2] Edward A. Lee,et al. Scheduling dynamic dataflow graphs with bounded memory using the token flow model , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[3] Gordon J. Brebner,et al. The swappable logic unit: a paradigm for virtual hardware , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[4] Michael D. Smith,et al. A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.
[5] Jack B. Dennis,et al. Data Flow Supercomputers , 1980, Computer.
[6] Gregory K. Wallace,et al. The JPEG still picture compression standard , 1991, CACM.
[7] John Wawrzynek,et al. Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[8] John D. Villasenor,et al. Video communications using rapidly reconfigurable hardware , 1995, IEEE Trans. Circuits Syst. Video Technol..
[9] Seth Copen Goldstein,et al. TAM - A Compiler Controlled Threaded Abstract Machine , 1993, J. Parallel Distributed Comput..
[10] Paul Chow,et al. Memory interfacing and instruction specification for reconfigurable processors , 1999, FPGA '99.
[11] Hideharu Amano,et al. WASMII: a data driven computer on a virtual hardware , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.
[12] C. A. R. Hoare,et al. Communicating sequential processes , 1978, CACM.
[13] George Varghese,et al. HSRA: high-speed, hierarchical synchronous reconfigurable array , 1999, FPGA '99.
[14] S. Perissakis,et al. Embedded DRAM for a reconfigurable array , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).