A CMOS power amplifier for a UHF RFID reader

A CMOS power amplifier for an RFID reader, which is implemented in a 0.18 mum CMOS process, is designed on a system IC, including output matching circuits. The developed amplifier has an efficiency of 27 % at 900 MHz and an output power of 24 dBm with a supply voltage of 1.8 V. In addition, it is isolated with shielding metal lines and is ESD protected. Furthermore, it is robust to high supply voltages and load impedance variations.

[1]  L. Sydanheimo,et al.  Use and interface definition of mobile RFID reader integrated in a smart phone , 2005, Proceedings of the Ninth International Symposium on Consumer Electronics, 2005. (ISCE 2005)..

[2]  F. Svelto,et al.  A 1.4 GHz-2 GHz wideband CMOS class-E power amplifier delivering 23 dBm peak with 67% PAE , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[3]  Ali Hajimiri,et al.  Distributed active transformer-a new power-combining and impedance-transformation technique , 2002 .

[4]  S. Sandoval-Reyes,et al.  Mobile RFID reader with database wireless synchronization , 2005, 2005 2nd International Conference on Electrical and Electronics Engineering.

[5]  Ali Hajimiri,et al.  Fully integrated CMOS power amplifier design using the distributed active-transformer architecture , 2002, IEEE J. Solid State Circuits.

[6]  Shengli Lai,et al.  A design of RF receiving circuit of RFID reader , 2004, ICMMT 4th International Conference on, Proceedings Microwave and Millimeter Wave Technology, 2004..

[7]  Yun-Seong Eo,et al.  A fully integrated 24-dBm CMOS power amplifier for 802.11a WLAN applications , 2004 .