Extraction of gate dependent source/drain resistance and effective channel length in MOS devices at 77 K

A new extraction technique for obtaining the parasitic source/drain resistance and the effective channel length of an MOS device at 77 K is presented. Unlike previous methods, both parameters are assumed to vary with the gate voltage. This results in positive and physically meaningful results at any temperature. Simulation results show that, in non-LDD devices, the source/drain resistance decreases and the effective channel length increases with gate bias, indicating that the gate dependence of both parameters is inherent to MOS devices. >

[1]  F.-C. Hsu,et al.  Source-and-drain series resistance of LDD MOSFET's , 1984, IEEE Electron Device Letters.

[2]  K.K. Ng,et al.  Analysis of the gate-voltage-dependent series resistance of MOSFET's , 1986, IEEE Transactions on Electron Devices.

[3]  K.K. Ng,et al.  Measuring the effective channel length of MOSFETs , 1990, IEEE Circuits and Devices Magazine.

[4]  M. Kakumu,et al.  Design optimization methodology for deep-submicrometer CMOS device at low-temperature operation , 1992 .

[5]  R.L. Johnston,et al.  Experimental derivation of the source and drain resistance of MOS transistors , 1980, IEEE Transactions on Electron Devices.

[6]  G.J. Hu,et al.  Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's , 1987, IEEE Transactions on Electron Devices.

[7]  R. F. Motta,et al.  A new method to determine MOSFET channel length , 1980, IEEE Electron Device Letters.

[8]  J. Woo,et al.  Short-channel effects in MOSFET's at liquid-Nitrogen temperature , 1986, IEEE Transactions on Electron Devices.

[9]  M.H. Seavey,et al.  Source and drain resistance determination for MOSFET's , 1984, IEEE Electron Device Letters.