A/D converter circuit and architecture design for high-speed data communication
暂无分享,去创建一个
[1] Toru Nakura,et al. Low Pass Filter-Less Pulse Width Controlled PLL Using Time to Soft Thermometer Code Converter , 2012, IEICE Trans. Electron..
[2] SeongHwan Cho,et al. A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[3] M.Z. Straayer,et al. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.
[4] O. Moreira-Tamayo,et al. All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.
[5] Hiroyuki Kobayashi,et al. A 10.4pJ/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[6] SeongHwan Cho,et al. A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.