LIFTING: A Flexible Open-Source Fault Simulator
暂无分享,去创建一个
[1] M. Gunes,et al. A survey and comparison of digital logic simulators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[2] Paolo Bernardi,et al. On the automation of the test flow of complex SoCs , 2006, 24th IEEE VLSI Test Symposium.
[3] Paolo Bernardi,et al. Using infrastructure IPs to support SW-based self-test of processor cores , 2004, Fifth International Workshop on Microprocessor Test and Verification (MTV'04).
[4] Herbert Y. Chang,et al. Comparison of Parallel and Deductive Fault Simulation Methods , 1974, IEEE Transactions on Computers.
[5] Bruno Rouzeyre,et al. AES-Based BIST: Self-Test, Test Pattern Generation and Signature Analysis , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).
[6] Ibrahim N. Hajj,et al. Parallel-concurrent fault simulation , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[7] Daniel G. Saab. Parallel-concurrent fault simulation , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[8] Zebo Peng,et al. An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[9] Douglas B. Armstrong,et al. A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.