A DPLL-Centric Bluetooth Low-Energy Transceiver With a 2.3-mW Interference-Tolerant Hybrid-Loop Receiver in 65-nm CMOS

This paper presents a Bluetooth low-energy (BLE) transceiver (TRX) achieving ultra-low-power operation for Internet-of-Things (IoT) applications. The proposed TRX utilizes a wide-bandwidth low-power fractional-N digital phase-locked loop (DPLL) as a central component to perform multiple roles: a direct frequency modulator for the transmitter (TX), an analog-to-digital converter (ADC) for the receiver (RX), a local oscillator for RX, and a frequency and phase synchronizer for the RX. The DPLL-based single-path downconversion method is adapted to halve the analog baseband circuit to further reduce the power consumption while maintaining a high interference rejection. A DPLL-based ADC with a digital-to-analog converter feedback greatly improves the ADC dynamic range, which improves the RX sensitivity and interference tolerance. By maximally reducing the required radio frequency and analog front-end components in RX, an RX power consumption of 2.3 mW is achieved with a −94 dBm sensitivity. The RX also satisfied all interference requirements with a certain margin. A 5.0-mW TX is achieved when delivering an output power of 0 dBm with a frequency-shift keying error of only 1.89%.

[1]  Oliver King,et al.  A 1 V 5 mA Multimode IEEE 802.15.6/Bluetooth Low-Energy WBAN Transceiver for Biotelemetry Applications , 2013, IEEE Journal of Solid-State Circuits.

[2]  Xiao-Wei Sun,et al.  A L-band gain controllable CMOS LNA , 2009, 2009 Asia Pacific Microwave Conference.

[3]  Satoshi Kondo,et al.  A 5.5 mW ADPLL-Based Receiver With a Hybrid Loop Interference Rejection for BLE Application in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[4]  Kenichi Okada,et al.  A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC , 2016, IEEE Journal of Solid-State Circuits.

[5]  Kenichi Okada,et al.  A 0.98mW fractional-N ADPLL using 10b isolated constant-slope DTC with FOM of −246dB for IoT applications in 65nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[6]  Kathleen Philips,et al.  An Ultra-Low Power 1.7-2.7 GHz Fractional-N Sub-Sampling Digital Frequency Synthesizer and Modulator for IoT Applications in 40 nm CMOS , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Manuel Delgado-Restituto,et al.  A 1.1-mW-RX ${-}{\hbox{81.4}}$ -dBm Sensitivity CMOS Transceiver for Bluetooth Low Energy , 2013, IEEE Transactions on Microwave Theory and Techniques.

[8]  Michail Papamichail,et al.  A 10 mW Bluetooth Low-Energy Transceiver With On-Chip Matching , 2015, IEEE Journal of Solid-State Circuits.

[9]  Kathleen Philips,et al.  24.1 A 770pJ/b 0.85V 0.3mm2 DCO-based phase-tracking RX featuring direct demodulation and data-aided carrier tracking for IoT applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  Satoshi Kondo,et al.  19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[11]  Hooman Darabi,et al.  Radio Frequency Integrated Circuits and Systems , 2015 .

[12]  Floyd M. Gardner,et al.  A BPSK/QPSK Timing-Error Detector for Sampled Receivers , 1986, IEEE Trans. Commun..

[13]  Petteri Litmanen,et al.  A high magnetic coupling, low loss, stacked balun in digital 65nm CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[14]  Peng Zhang,et al.  A 0.8V 0.8mm2 bluetooth 5/BLE digital-intensive transceiver with a 2.3mW phase-tracking RX utilizing a hybrid loop filter for interference resilience in 40nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[15]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[16]  Yan Zhang,et al.  13.2 A 3.7mW-RX 4.4mW-TX fully integrated Bluetooth Low-Energy/IEEE802.15.4/proprietary SoC with an ADPLL-based fast frequency offset compensation in 40nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[17]  Kenichi Okada,et al.  An ADPLL-centric bluetooth low-energy transceiver with 2.3mW interference-tolerant hybrid-loop receiver and 2.9mW single-point polar transmitter in 65nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[18]  Guido Dolmans,et al.  A 1.9nJ/b 2.4GHz multistandard (Bluetooth Low Energy/Zigbee/IEEE802.15.6) transceiver for personal/body-area networks , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[19]  Shen-Iuan Liu,et al.  A Bang Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques , 2016, IEEE Journal of Solid-State Circuits.

[20]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[21]  Salvatore Levantino,et al.  Quantization Effects in All-Digital Phase-Locked Loops , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Kathleen Philips,et al.  9.8 An 860μW 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[23]  Ahmed Elkholy,et al.  A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC , 2015, IEEE Journal of Solid-State Circuits.

[24]  Eric A. M. Klumperink,et al.  A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.

[25]  Yoshihiro Hayashi,et al.  13.4 A 6.3mW BLE transceiver embedded RX image-rejection filter and TX harmonic-suppression filter reusing on-chip matching network , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[26]  Kathleen Philips,et al.  A 1.2 nJ/bit 2.4 GHz Receiver With a Sliding-IF Phase-to-Digital Converter for Wireless Personal/Body Area Networks , 2014, IEEE Journal of Solid-State Circuits.

[27]  Pui-In Mak,et al.  A 0.2V energy-harvesting BLE transmitter with a micropower manager achieving 25% system efficiency at 0dBm output and 5.2nW sleep power in 28nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[28]  Alan N. Willson,et al.  A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO , 2013, IEEE Journal of Solid-State Circuits.

[29]  Pui-In Mak,et al.  A 2.4-GHz ZigBee Transmitter Using a Function-Reuse Class-F DCO-PA and an ADPLL Achieving 22.6% (14.5%) System Efficiency at 6-dBm (0-dBm) $P_{\mathrm {out}}$ , 2017, IEEE Journal of Solid-State Circuits.

[30]  Kathleen Philips,et al.  24.7 A 673µW 1.8-to-2.5GHz dividerless fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[31]  Pui-In Mak,et al.  A 2.4 GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse Blixer + Hybrid Filter Topology in 65 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[32]  Chewn-Pu Jou,et al.  A Bluetooth Low-Energy Transceiver With 3.7-mW All-Digital Transmitter, 2.75-mW High-IF Discrete-Time Receiver, and TX/RX Switchable On-Chip Matching Network , 2017, IEEE Journal of Solid-State Circuits.

[33]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .