Soft-Computing Integrated Circuits for Intelligent Information Processing

Despite the enormous power of present-day computers, digital systems can not respond to real-world events in real time. Biological systems, while being built with very slow chemical transistors, are very fast in such tasks like seeing, recognizing, and taking immediate actions. This paper deals with the issues of how we can build real-time intelligent systems directly on silicon. An intelligent LSI system based on the psychological model of a brain is proposed. The system stores the past experience in the non-volatile analog vast memory and recalls the maximum likelihood event to the current input using the association processor architecture, where circuits are working in the analog/digital-merged decision making principle. Hardware-friendly algorithms have been developed to deal with real-time image recognition problems based on the association processor archiotecture.

[1]  Tadashi Shibata,et al.  Neuron-MOS correlator based on Manhattan distance computation for event recognition hardware , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  Tadahiro Ohmi,et al.  Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications , 1993 .

[3]  Allen Gersho,et al.  Vector quantization and signal compression , 1991, The Kluwer international series in engineering and computer science.

[4]  Tadashi Shibata,et al.  A neuron-MOS neural network using self-learning-compatible synapse circuits , 1995, IEEE J. Solid State Circuits.

[5]  Tadahiro Ohmi,et al.  DC-current-free low-power A/D converter circuitry using dynamic latch comparators with divided-capacitance voltage reference , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  Masayuki Ikebe,et al.  /spl nu/-MOS cellular-automaton devices for intelligent image sensors , 1998, 1998 Second International Conference. Knowledge-Based Intelligent Electronic Systems. Proceedings KES'98 (Cat. No.98EX111).

[7]  Tadashi Shibata,et al.  Real-time reconfigurable logic circuits using neuron MOS transistors , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Shibata,et al.  CMOS Charge-transfer Preamplifier For Offset-fluctuation In Low-power, High-accuracy Comparators , 1997, Symposium 1997 on VLSI Circuits.

[9]  T. Morimoto,et al.  A fully-parallel vector quantization processor for real-time motion picture compression , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  Junichi Nakamura,et al.  Image sensor with image smoothing capability using a neuron MOSFET , 1994, Electronic Imaging.

[11]  Tadahiro Ohmi,et al.  Employing Auto-Threshold-Adjustment , 1995 .

[12]  Atsuhiko Okada,et al.  A neuron-MOS parallel associator for high-speed CDMA matched filter , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[13]  Werner Weber,et al.  On the application of the Neuron MOS transistor principle for modern VLSI design , 1996 .

[14]  Tadashi Shibata,et al.  Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[15]  Tadahiro Ohmi,et al.  Write/verify free analog non-volatile memory using a neuron-MOS comparator , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[16]  W. Pitts,et al.  A Logical Calculus of the Ideas Immanent in Nervous Activity (1943) , 2021, Ideas That Created the Future.

[17]  T. Ohmi,et al.  Neural microelectronics , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[18]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[19]  Hiroto Yasuura,et al.  A module generator of 2-level neuron MOS circuits , 1998 .

[20]  Chee Yee Kwok,et al.  A novel multi-input floating-gate MOS four-quadrant analog multiplier , 1996, IEEE J. Solid State Circuits.

[21]  Tetsuo Endoh,et al.  Fast and accurate programming method for multi-level NAND EEPROMs , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[22]  T. Ohmi,et al.  Advances in neuron-MOS applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[23]  Tadashi Shibata,et al.  Fully-Parallel VLSI Implementation of Vector Quantization Processor Using Neuron-MOS Technology (Special Issue on Integrated Electronics and New System Paradigms) , 1999 .