A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter

A 175 Ms/s A/D converter with a latency of one clock cycle is designed in a 0.7 /spl mu/m digital CMOS technology. The resolution of the converter is 6 b while the power dissipation is only 160 mW. The A/D converter architecture is based on a continuous time analog preprocessing topology. A continuous time current interpolation circuit is implemented. The performance of the A/D converter is ruled by a tradeoff between speed, power, and accuracy.

[1]  M. Vertregt,et al.  A 25-Ms/s 8-bit CMOS A/D converter for embedded application , 1994 .

[2]  Bram Nauta,et al.  A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D Converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[3]  D.J. Allstot,et al.  CMOS folding ADCs with current-mode interpolation , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[4]  K.J. McCall,et al.  A 6-bit MHz CMOS A/D converter , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  Michael J. Demler,et al.  A 6-bit 125 MHz CMOS A/D Converter , 1992 .

[6]  W. Sansen,et al.  Mismatch characterization of small size MOS transistors , 1995, Proceedings International Conference on Microelectronic Test Structures.

[7]  Michiel Steyaert,et al.  A 100 MHz 8 bit CMOS interpolating A/D converter , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .