Noise-Induced Synchronization among Sub-RF CMOS Neural Oscillators for Skew-Free Clock Distribution
暂无分享,去创建一个
Tetsuya Asai | Tetsuya Hirose | Yoshihito Amemiya | Y. Amemiya | T. Hirose | T. Asai | Akira Utagawa | A. Utagawa
[1] Masanori Hashimoto,et al. Statistical analysis of clock skew variation in H-tree structure , 2005, Sixth international symposium on quality electronic design (isqed'05).
[2] Yasuhiro Tsubo,et al. Synchrony of limit-cycle oscillators induced by random external impulses. , 2005, Physical review. E, Statistical, nonlinear, and soft matter physics.
[3] Jan-Ming Ho,et al. Zero skew clock routing with minimum wirelength , 1992 .
[4] S. H. K. Embabi,et al. A dynamic clock synchronization technique for large systems , 1994 .
[5] M. Murakawa,et al. Post-fabrication clock-timing adjustment using genetic algorithms , 2004, IEEE Journal of Solid-State Circuits.
[6] Ren-Song Tsay,et al. An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] R.B. Watson,et al. Clock-buffer-chip with multiple-target automatic skew compensation , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.