论文信息 - Simulation of 2-bit SONOS Nonvolatile Semiconductor Memory Cell

Simulation of 2-bit SONOS Nonvolatile Semiconductor Memory Cell

In this paper, simulation of 2-bit SONOS (silicon-oxide-nitride-oxide-silicon) nonvolatile memory is perfomed. This single device cell has a two physical bit storage capability. Moreover, The method is based on characterization of localized trapped-charge in the nitride layer. Programming is performed by channel hot electron injection. Furthermore, The read methodology is based on drain induced barrier lowering (DIBL) mechanism and very sensitive to the location of trapped charge in storage layer. In this design sentaurus Tcad tool in 130nm technology is used.

I. Idris | A. Surawijaya | M. A. Sulthoni | Dary Mochamad Rifqie

[1] I. Idris,et al. Effect of Vds Variation on the Trapped Charge Distribution of a SONOS Memory , 2018, International Symposium on Electronic System Design.

[2] I. Idris,et al. Effect of Lsg/Lfg ratio variation to the IV curve of split-gate 1st generation superflash , 2017, 2017 International Symposium on Electronics and Smart Devices (ISESD).

[3] Detlev Richter,et al. Flash Memories: Economic Principles of Performance, Cost and Reliability Optimization , 2013 .

[4] S. Mahapatra,et al. Dual-Bit/Cell SONOS Flash EEPROMs: Impact of Channel Engineering on Programming Speed and Bit Coupling Effect , 2007, IEEE Electron Device Letters.

[5] Y. Nara,et al. New nonvolatile memory with charge-trapping sidewall , 2003, IEEE Electron Device Letters.