Versatile stochastic dot product circuits based on nonvolatile memories for high performance neurocomputing and neurooptimization

The key operation in stochastic neural networks, which have become the state-of-the-art approach for solving problems in machine learning, information theory, and statistics, is a stochastic dot-product. While there have been many demonstrations of dot-product circuits and, separately, of stochastic neurons, the efficient hardware implementation combining both functionalities is still missing. Here we report compact, fast, energy-efficient, and scalable stochastic dot-product circuits based on either passively integrated metal-oxide memristors or embedded floating-gate memories. The circuit’s high performance is due to mixed-signal implementation, while the efficient stochastic operation is achieved by utilizing circuit’s noise, intrinsic and/or extrinsic to the memory cell array. The dynamic scaling of weights, enabled by analog memory devices, allows for efficient realization of different annealing approaches to improve functionality. The proposed approach is experimentally verified for two representative applications, namely by implementing neural network for solving a four-node graph-partitioning problem, and a Boltzmann machine with 10-input and 8-hidden neurons. Providing efficient and scalable specialized hardware for stochastic neural networks remains a challenge. Here, the authors propose a fast, energy-efficient and scalable stochastic dot-product circuit that may use either of two types of memory devices – metal-oxide memristors and floating-gate memories.

[1]  J J Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[2]  Geoffrey E. Hinton,et al.  OPTIMAL PERCEPTUAL INFERENCE , 1983 .

[3]  Ping-Keung Ko,et al.  A physics-based MOSFET noise model for circuit simulators , 1990 .

[4]  Kazuyuki Aihara,et al.  Chaotic simulated annealing by a neural network model with transient chaos , 1995, Neural Networks.

[5]  J. Ramanujam,et al.  Mapping combinatorial optimization problems onto neural networks , 1995, Inf. Sci..

[6]  Kate A. Smith,et al.  Neural Networks for Combinatorial Optimization: a Review of More Than a Decade of Research , 1999 .

[7]  J. Pearl Causality: Models, Reasoning and Inference , 2000 .

[8]  J. White,et al.  Channel noise in neurons , 2000, Trends in Neurosciences.

[9]  Bernhard Sick,et al.  ON-LINE AND INDIRECT TOOL WEAR MONITORING IN TURNING WITH ARTIFICIAL NEURAL NETWORKS: A REVIEW OF MORE THAN A DECADE OF RESEARCH , 2002 .

[10]  William B Levy,et al.  Energy-Efficient Neuronal Computation via Quantal Synaptic Failures , 2002, The Journal of Neuroscience.

[11]  Alan F. Murray,et al.  Continuous restricted Boltzmann machine with an implementable training algorithm , 2003 .

[12]  Kelvin E. Jones,et al.  Neuronal variability: noise or part of the signal? , 2005, Nature Reviews Neuroscience.

[13]  Bilge E. S. Akgul,et al.  A Probabilistic CMOS Switch and its Realization by Exploiting Noise , 2005 .

[14]  Geoffrey E. Hinton,et al.  Reducing the Dimensionality of Data with Neural Networks , 2006, Science.

[15]  Geoffrey E. Hinton,et al.  Restricted Boltzmann machines for collaborative filtering , 2007, ICML '07.

[16]  Xiaolong Ma,et al.  Global Reinforcement Learning in Neural Networks , 2007, IEEE Transactions on Neural Networks.

[17]  A. Faisal,et al.  Noise in the nervous system , 2008, Nature Reviews Neuroscience.

[18]  Yoshua Bengio,et al.  Classification using discriminative restricted Boltzmann machines , 2008, ICML '08.

[19]  Mingyan Yu,et al.  Compact Channel Noise Models for Deep-Submicron MOSFETs , 2009, IEEE Transactions on Electron Devices.

[20]  D. Jaron,et al.  Signal from noise? , 2009, IEEE Engineering in Medicine and Biology Magazine.

[21]  Geoffrey E. Hinton Deep belief networks , 2009, Scholarpedia.

[22]  Gustavo Deco,et al.  Stochastic dynamics as a principle of brain function , 2009, Progress in Neurobiology.

[23]  T. Branco,et al.  The probability of neurotransmitter release: variability and feedback control at single synapses , 2009, Nature Reviews Neuroscience.

[24]  Tianyi Cai,et al.  Ferroelectric and Multiferroic Tunnel Junctions , 2010 .

[25]  J. Hounsgaard,et al.  Voltage fluctuations in neurons: signal or noise? , 2011, Physiological reviews.

[26]  M. W. Johnson,et al.  Quantum annealing with manufactured spins , 2011, Nature.

[27]  Vincent Garcia,et al.  Ferroelectric and multiferroic tunnel junctions , 2012 .

[28]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[29]  Christian Igel,et al.  An Introduction to Restricted Boltzmann Machines , 2012, CIARP.

[30]  Geoffrey E. Hinton A Practical Guide to Training Restricted Boltzmann Machines , 2012, Neural Networks: Tricks of the Trade.

[31]  Jiantao Zhou,et al.  Stochastic Memristive Devices for Computing and Neuromorphic Applications , 2013, Nanoscale.

[32]  Farnood Merrikh-Bayat,et al.  Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing , 2013, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[33]  Shimeng Yu,et al.  Synaptic electronics: materials, devices and applications , 2013, Nanotechnology.

[34]  E. Vianello,et al.  Bio-Inspired Stochastic Computing Using Binary CBRAM Synapses , 2013, IEEE Transactions on Electron Devices.

[35]  Giacomo Indiveri,et al.  Integration of nanoscale memristor synapses in neuromorphic computing architectures , 2013, Nanotechnology.

[36]  Alessandro Calderoni,et al.  Statistical Fluctuations in HfOx Resistive-Switching Memory: Part I - Set/Reset Variability , 2014, IEEE Transactions on Electron Devices.

[37]  Daniel A. Lidar,et al.  Evidence for quantum annealing with more than one hundred qubits , 2013, Nature Physics.

[38]  Emery N. Brown,et al.  Measuring the signal-to-noise ratio of a neuron , 2015, Proceedings of the National Academy of Sciences.

[39]  C. Teuscher,et al.  Modeling and Experimental Demonstration of a Hopfield Network Analog-to-Digital Converter with Hybrid CMOS/Memristor Circuits , 2015, Front. Neurosci..

[40]  Fabien Alibart,et al.  Neuromorphic hybrid RRAM-CMOS RBM architecture , 2015, 2015 15th Non-Volatile Memory Technology Symposium (NVMTS).

[41]  Giacomo Indiveri,et al.  An event-based architecture for solving constraint satisfaction problems , 2015, Nature Communications.

[42]  Y. Leblebici,et al.  Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: Comparative performance analysis (accuracy, speed, and power) , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[43]  Manuel Le Gallo,et al.  Stochastic phase-change neurons. , 2016, Nature nanotechnology.

[44]  Hiroyuki Mizuno,et al.  A 20k-Spin Ising Chip to Solve Combinatorial Optimization Problems With CMOS Annealing , 2016, IEEE Journal of Solid-State Circuits.

[45]  B. Rajendran,et al.  Neuromorphic Computing Based on Emerging Memory Technologies , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[46]  Ken-ichi Kawarabayashi,et al.  A coherent Ising machine for 2000-node optimization problems , 2016, Science.

[47]  Miao Hu,et al.  ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).

[48]  Kazuyuki Aihara,et al.  A fully programmable 100-spin coherent Ising machine with all-to-all connections , 2016, Science.

[49]  Yoshihisa Yamamoto,et al.  Large-scale Ising spin network based on degenerate optical parametric oscillators , 2016, Nature Photonics.

[50]  Ali Khiat,et al.  Unsupervised learning in probabilistic neural networks with multi-state metal-oxide memristive synapses , 2016, Nature Communications.

[51]  Daniele Ielmini,et al.  Resistive switching memories based on metal oxides: mechanisms, reliability and scaling , 2016 .

[52]  Siddharth Joshi,et al.  Stochastic Synapses Enable Efficient Brain-Inspired Learning Machines , 2015, Front. Neurosci..

[53]  Supriyo Datta,et al.  Experimental demonstration of nanomagnet networks as hardware for Ising computing , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[54]  G. di Pino,et al.  Human Motor Cortex Functional Changes in Acute Stroke: Gender Effects , 2016, Front. Neurosci..

[55]  Pritish Narayanan,et al.  Neuromorphic computing using non-volatile memory , 2017 .

[56]  John Paul Strachan,et al.  Chaotic dynamics in nanoscale NbO2 Mott memristors for analogue computing , 2017, Nature.

[57]  Akhilesh R. Jaiswal,et al.  Ising computation based combinatorial optimization using spin-Hall effect (SHE) induced stochastic magnetization reversal , 2017 .

[58]  F. Merrikh Bayat,et al.  Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[59]  Wei D. Lu,et al.  Sparse coding with memristor networks. , 2017, Nature nanotechnology.

[60]  Farnood Merrikh-Bayat,et al.  Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells , 2016, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[61]  Pavlos G. Lagoudakis,et al.  Realizing the classical XY Hamiltonian in polariton simulators. , 2016, Nature materials.

[62]  Supriyo Datta,et al.  Intrinsic optimization using stochastic nanomagnets , 2016, Scientific Reports.

[63]  Shimeng Yu,et al.  Demonstration of Generative Adversarial Network by Intrinsic Random Noises of Analog RRAM Devices , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[64]  Mohammed A. Zidan,et al.  Hardware Acceleration of Simulated Annealing of Spin Glass by RRAM Crossbar Array , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[65]  Catherine E. Graves,et al.  Memristor‐Based Analog Computation and Neural Network Classification with a Dot Product Engine , 2018, Advanced materials.

[66]  Bipin Rajendran,et al.  Stochastic learning in deep neural networks based on nanoscale PCMO device characteristics , 2018, Neurocomputing.

[67]  Mark W. Johnson,et al.  Observation of topological phenomena in a programmable lattice of 1,800 qubits , 2018, Nature.

[68]  H. Nili,et al.  Mixed-Signal Neuromorphic Inference Accelerators: Recent Results and Future Prospects , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[69]  C. D. James,et al.  Analog high resistance bilayer RRAM device for hardware acceleration of neuromorphic computation , 2018, Journal of Applied Physics.

[70]  Chung-Cheng Chou,et al.  An N40 256K×44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[71]  Qing Wu,et al.  Efficient and self-adaptive in-situ learning in multilayer memristor neural networks , 2018, Nature Communications.

[72]  Yusuf Leblebici,et al.  Neuromorphic computing with multi-memristive synapses , 2017, Nature Communications.

[73]  N Gong,et al.  Signal and noise extraction from analog memory elements for neuromorphic computing , 2018, Nature Communications.

[74]  Dmitri B. Strukov,et al.  Implementation of multilayer perceptron network with highly uniform passive memristive crossbar circuits , 2017, Nature Communications.

[75]  Dmitri B. Strukov,et al.  Hardware-intrinsic security primitives enabled by analogue state and nonlinear conductance variations in integrated memristors , 2018 .

[76]  J. Appenzeller,et al.  Spin-torque devices with hard axis initialization as Stochastic Binary Neurons , 2018, Scientific Reports.

[77]  Farnood Merrikh-Bayat,et al.  High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays , 2018, IEEE Transactions on Neural Networks and Learning Systems.

[78]  Hideo Ohno,et al.  Perspective: Spintronic synapse for artificial neural network , 2018, Journal of Applied Physics.

[79]  Dmitri Strukov,et al.  An Ultra-Low Energy Internally Analog, Externally Digital Vector-Matrix Multiplier Based on NOR Flash Memory Technology , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[80]  D. Strukov Tightening grip , 2018, Nature Materials.

[81]  Takashi Takemoto,et al.  2.6 A 2 ×30k-Spin Multichip Scalable Annealing Processor Based on a Processing-In-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[82]  John Paul Strachan,et al.  Low‐Conductance and Multilevel CMOS‐Integrated Nanoscale Oxide Memristors , 2019, Advanced Electronic Materials.

[83]  Dmitri B. Strukov,et al.  Energy-Efficient Time-Domain Vector-by-Matrix Multiplier for Neurocomputing and Beyond , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[84]  Meng-Fan Chang,et al.  25.2 A Reconfigurable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source With <6×10−6 Native Bit Error Rate , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[85]  Hyungjin Kim,et al.  4K-memristor analog-grade passive crossbar circuit , 2019, Nature Communications.