A 5-GHz monolithic silicon bipolar down-converter with a 3.2-dB noise figure

A monolithic 5-GHz down-converter consisting of a low noise amplifier (LNA) and a double-balanced mixer was designed using a 46-GHz-f/sub T/ silicon bipolar process. The down-converter exhibits a SSB noise figure as low as 3.2 dB, a 24-dB power gain, and an input compression point of -23 dBm. It was assembled in a 4 /spl times/ 4 mm = low-cost QFN 16-lead plastic package and draws only 18 mA from a 3-V power supply.

[1]  T. Drenski,et al.  A 5-GHz-band multifunctional BiCMOS transceiver chip for GMSK modulation wireless systems , 1999 .

[2]  H. Ainspan,et al.  A 5.2 GHz 3.3 V I/Q SiGe RF transceiver , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[3]  Sorin P. Voinigescu,et al.  5 GHz SiGe HBT monolithic radio transceiver with tunable filtering , 1999, 1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001).

[4]  Giuseppe Palmisano,et al.  Noise figure and impedance matching in RF cascode amplifiers , 1999 .

[5]  J.R. Long,et al.  A low-voltage 5.1-5.8-GHz image-reject downconverter RF IC , 2000, IEEE Journal of Solid-State Circuits.

[6]  J.R. Long,et al.  A low-voltage 5.1-5.8-GHz image-reject receiver with wide dynamic range , 2000, IEEE Journal of Solid-State Circuits.

[7]  B. Razavi,et al.  A 5.2-GHz CMOS receiver with 62-dB image rejection , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[8]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.