Design and implementation of a new four-quadrant MOS analog multiplier

A four-quadrant MOS analog multiplier is proposed using the quarter-square technique, which is based on the quadratic characteristics of an MOS transistor operating in the saturation region and the difference operation of four identical sourced-coupled differential amplifiers. The multiplier has a simple configuration and a large dynamic range over a wide frequency range, since each input signal passes only one transistor to reach the output. The operation of the multiplier was analyzed in detail, and the second-order effects were also analyzed. The proposed circuit was fabricated in 12-V p-well CMOS process with a 5-μm minimum feature. The measured results show that linearity error is less than 1% for 5-Vp-p input at ±5 V supply voltage, and the-3 db bandwidth is 30 MHz.

[1]  J.N. Babanezhad,et al.  A 20-V four-quadrant CMOS analog multiplier , 1985, IEEE Journal of Solid-State Circuits.

[2]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[3]  Theodore I. Kamins,et al.  Device Electronics for Integrated Circuits , 1977 .

[4]  Barrie Gilbert,et al.  A new wide-band amplifier technique , 1968 .

[5]  Randall L. Geiger,et al.  A ?5-V CMOS analog multiplier , 1987 .

[6]  C.A.T. Salama,et al.  Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance stages , 1986 .

[7]  T. Enomoto,et al.  Integrated MOS four-quadrant analogue multiplier using switched-capacitor technique , 1982 .

[8]  A. Bilotti Applications of a monolithic analog multiplier , 1968 .

[9]  D.C. Soo,et al.  A four-quadrant NMOS analog multiplier , 1982, IEEE Journal of Solid-State Circuits.

[10]  John V. Wait,et al.  Introduction to operational amplifier theory and applications , 1975 .

[11]  B. Song CMOS RF circuits for data communications applications , 1986 .

[12]  Barrie Gilbert A high-performance monolithic multiplier using active feedback , 1974 .

[13]  H. Melchior,et al.  Analogue four-quadrant CMOS multiplier with resistors , 1985 .

[14]  K. Bult,et al.  A CMOS Four-Quadrant Analog Multiplier , 1986 .

[15]  J.S. Pena-Finol,et al.  A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .

[16]  H. Melchior,et al.  Four-quadrant CMOS analogue multiplier , 1984 .

[17]  S. B. Park,et al.  Four-quadrant CMOS analogue multiplier , 1987 .

[18]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .