A Low-Power Fast-Settling Bond-Wire Frequency Synthesizer With a Dynamic-Bandwidth Scheme

This paper presents a low-power fast-settling phase-locked loop (PLL) frequency synthesizer working at 1.72–1.74 GHz for a 100 kb/s Gaussian frequency shift keying (GFSK) based transceiver suitable for wireless sensor network (WSN) applications. We propose several new techniques for lowering the power consumption in the frequency synthesizer. Resistor-based electro-static discharge protection (ESD-P) and automatic frequency calibration (AFC) are introduced to the bond-wire voltage-controlled oscillator (VCO) to deal with the inaccuracy of bond-wire inductors and uncertain parasitics. A multi-stage power-scaling scheme is developed for classical phase-switching prescaler. A dynamic-bandwidth scheme is proposed to speed up the settling time and improve the energy efficiency in a time-division WSN system. Implemented in 0.18 $\mu{\hbox {m}}$ CMOS technology, the measurement results show that the PLL consumes 10.6 mW under 1.8 V supply voltage and settles within 18 $\mu{\hbox {s}}$ including the AFC process. The phase noise is $-$ 89.8 dBc/Hz@10 kHz and $-$ 119.3 dBc/Hz@1 MHz under receiving (Rx) mode; from receiving (Rx) state to transmitting (Tx) state, the out-band fractional- $N$ phase noise is increased by 2.7 dB, whereas the in-band noise is lowered by 2.1 dB.

[1]  Kyoungho Woo,et al.  Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing Bandwidths , 2008, IEEE Journal of Solid-State Circuits.

[2]  Pavan Kumar Hanumolu,et al.  A 4.2 GHz PLL Frequency Synthesizer with an Adaptively Tuned Coarse Loop , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[3]  Kiat Seng Yeo,et al.  Design and Analysis of Ultra Low Power True Single Phase Clock CMOS 2/3 Prescaler , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Xuan Zhang,et al.  A 46-$\mu\hbox{W}$ Self-Calibrated Gigahertz VCO for Low-Power Radios , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  G. Palmisano,et al.  A 1-mW 1.13–1.9 GHz CMOS LC VCO Using Shunt-Connected Switched-Coupled Inductors , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Kuo-Hsing Cheng,et al.  A 0.5-V 0.4–2.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Tsung-Hsien Lin,et al.  An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL , 2007, IEEE Journal of Solid-State Circuits.

[8]  Tsung-Hsien Lin,et al.  A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops , 2010, IEEE Journal of Solid-State Circuits.

[9]  K. S. Kundert.  Introduction to RF simulation and its application , 1999 .

[10]  Xiao Sun,et al.  Low-power low-noise highly ESD robust LNA, and VCO design using above-IC inductors , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[12]  Yue-Fang Kuo,et al.  A Fast Locking PLL With Phase Error Detector , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[13]  Christoph Scheytt,et al.  Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-$N$ PLLs , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Huazhong Yang,et al.  A voltage-controlled oscillator with an ultra-low supply voltage and its application to a fractional-N phase-locked loop , 2009 .

[15]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[16]  Edgar Sánchez-Sinencio,et al.  A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Wei-Bin Yang,et al.  Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Bo Zhao,et al.  A low-power fast-settling bond-wire frequency synthesizer with a dynamic-bandwidth scheme , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[19]  Edgar Sánchez-Sinencio,et al.  A 5-GHz prescaler using improved phase switching , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[20]  Sheng-Lyang Jang,et al.  A 0.3 V Cross-Coupled VCO Using Dynamic Threshold MOSFET , 2010, IEEE Microwave and Wireless Components Letters.

[21]  Xiaopeng Yu,et al.  6.1 GHz 4.6 mW CMOS divide-by-55/56 prescaler , 2008 .

[22]  Ian Galton,et al.  A Wide-Bandwidth 2.4 GHz ISM Band Fractional-$N$ PLL With Adaptive Phase Noise Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[23]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[24]  Haigang Yang,et al.  “Time borrowing” technique for design of low-power high-speed multi-modulus prescaler in frequency synthesizer , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[25]  Jaewook Shin,et al.  A 1.9–3.8 GHz $\Delta \Sigma$ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency , 2012, IEEE Journal of Solid-State Circuits.

[26]  Shuenn-Yuh Lee,et al.  Analysis and Implementation of a 0.9-V Voltage-Controlled Oscillator With Low Phase Noise and Low Power Dissipation , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.