Performance Analysis of ESD Structures in 130 nm CMOS Technology for Low-Power Applications

This paper addresses static as well as dynamic performance analysis of a standard ESD structure fabricated in 130 nm CMOS technology. The original design of the ESD structures was aimed at power supply voltage of 1.2 V and usage of grounded-gate NMOS and PMOS devices. We investigated the properties of the presented ESD structure using a lowered value of the supply voltage, since the target application will be within a low-voltage / low-power systems with VDD = 0.6 V and VDD = 0.4 V. The comparison of the measured and simulated data is carried out and discussed. The paper also deals with the development of a novel high-accuracy VerilogA model in order to use more realistic load created by real ESD structures.

[1]  V. Stopjaková,et al.  Ultra-Low Voltage Analog IC Design: Challenges, Methods and Examples , 2018 .

[2]  Ming-Dou Ker,et al.  Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits , 2005, IEEE Transactions on Device and Materials Reliability.

[3]  Daniel Arbet,et al.  Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology , 2018, 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[4]  B. Ando,et al.  Preliminary investigation of a mixed inductive-piezoelectric energy harvester from human walking , 2017, 2017 IEEE Sensors Applications Symposium (SAS).

[5]  Philip X.-L. Feng,et al.  An ultra-low quiescent current power management ASIC with MPPT for vibrational energy harvesting , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  G. Groeseneken,et al.  ESD in FinFET technologies: Past learning and emerging challenges , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[8]  Ming-Dou Ker,et al.  Ultra-low-leakage power-rail ESD clamp circuit in nanoscale low-voltage CMOS process , 2009, 2009 IEEE International Reliability Physics Symposium.