An event controlled reconfigurable multi-chip FFT
暂无分享,去创建一个
This paper describes the design of a FFT chip, up to eight of which may be cascaded together to produce continuous streams of transforms of up to 65536 points. The control structure is asynchronous, and hence a fast, very low power, slew-free environment is provided. Aspects of the event controlled methodology used for this, and other designs, is also presented.
[1] Y.H. Hu,et al. CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.
[2] H. Nussbaumer. Fast Fourier transform and convolution algorithms , 1981 .
[3] Alvin M. Despain,et al. Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.