A Fast1.9GHzFractional-N/Int eger Frequency Synthesizer with aSelf-tuning Algorithm
暂无分享,去创建一个
A self-tuning, adaptive1.9GHzfractional- N/integer frequency synthesizer isproposed inthepaper. A combined tuning technique ofdigital tuning andanalog tuning is usedtodecrease thegainofVCO. The adaptive loopis introduced forautomatic adjustment oftheloopbandwidth. Two operation modes (Fractional-N/Integer) are achieved by switching on/off theoutputsignal ofYA modulator. Justa programmable counter isneededfortheswallow pulse divider. Basedon0.18gm 1.8VCMOS technology, Simulation showsthat thefrequency synthesizer hasa 100KHz loopbandwidth, a <15gs settling time, andthephasenoise islowerthan-123dBci 600KHz. KeywordsAdaptive, Divider, Frequency synthesizer, PFD, Self-tuning
[1] Beomsup Kim,et al. A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.
[2] B. Miller,et al. A multiple modulator fractional divider , 1991 .
[3] Asad A. Abidi,et al. RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[4] T. Riley,et al. Delta-sigma modulation in fractional-N frequency synthesis , 1993 .