This paper presents an alternative way to enhance power analysis attacks on AES hardware implementations for wireless sensor network (WSN) nodes. The proposed attack method adopts hamming differences of intermediate results as the power model and arranges plaintext inputs to maximize the differences of power traces. A simulation-based experimental environment is built, and various power attacks are conducted on our AES hardware implementation. Unlike on software implementations, conventional power attacks on hardware implementations may not succeed or require more computations. However, our proposed method improves the success rate effectively using acceptable number of power traces and fewer computations. Furthermore, experimental results also demonstrate that the linear operations of AES hardware implementations extremely leak the data-dependent power information vulnerable to power attacks.
[1]
Vincent Rijmen,et al.
AES implementation on a grain of sand
,
2005
.
[2]
Paul C. Kocher,et al.
Differential Power Analysis
,
1999,
CRYPTO.
[3]
P. Kocher,et al.
Differential power analysis, advances in cryptology-CRYPTO'99
,
1999
.
[4]
Sasikanth Avancha,et al.
Security for Sensor Networks
,
2004
.
[5]
Robert H. Sloan,et al.
Examining Smart-Card Security under the Threat of Power Analysis Attacks
,
2002,
IEEE Trans. Computers.
[6]
Christophe Clavier,et al.
Correlation Power Analysis with a Leakage Model
,
2004,
CHES.
[7]
Elisabeth Oswald,et al.
An ASIC Implementation of the AES SBoxes
,
2002,
CT-RSA.