论文信息 - A low jitter DLL-based pulsewidth control loop with wide duty cycle adjustment

A low jitter DLL-based pulsewidth control loop with wide duty cycle adjustment

A pulsewidth control loop (PWCL) based on a delay-locked loop (DLL) is presented in the paper. The duty cycle of the proposed PWCL can be adjusted from 10% to 90% in 10% step. The circuit is designed and simulated using TSMC 0.13 mum CMOS process. The operation frequency range is from 770 MHz to 1.43 GHz. The locking time of DLL is less than 15 ns within the operation frequency band. The power dissipation is 3 mW at 1.2 V voltage supply. The peak-to-peak jitter is less than 2 ps at an input clock frequency of 1.25 GHz while adjusting various duty cycles.

Ro-Min Weng | Chun-Yu Liu | Yun-Chih Lu

[1] Shen-Iuan Liu,et al. All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles , 2006 .

[2] Shen-Iuan Liu,et al. A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.

[3] Kuo-Hsing Cheng,et al. A High Linearity, Fast-Locking Pulsewidth Control Loop With Digitally Programmable Duty Cycle Correction for Wide Range Operation , 2008, IEEE Journal of Solid-State Circuits.

[4] Shen-Iuan Liu,et al. A single-path pulsewidth control loop with a built-in delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.

[5] Fenghao Mu,et al. Pulsewidth control loop in high-speed CMOS clock buffers , 2000, IEEE Journal of Solid-State Circuits.

[6] Shu-Ming Chang,et al. A 2.2 GHz programmable DLL-based frequency multiplier for SOC applications , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[7] Karsten P. Ulland,et al. Vii. References , 2022 .

[8] Jinn-Shyan Wang,et al. Low-voltage pulsewidth control loops for SOC applications , 2002 .