A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays

A high-resolution time-to-digital converter (TDC) implemented in a general purpose field-programmable-gate-array (FPGA) is presented. Dedicated carry lines of an FPGA are used as delay cells to perform time interpolation within the system clock period and to realize the fine time measurement. Two Gray-code counters, working on in-phase and out-of-phase system clocks respectively, are designed to get the stable value of the coarse time measurement. The fine time code and the coarse time counter value, along with the channel identifier, are then written into a first-in first-out (FIFO) buffer. Tests have been done to verify the performance of the TDC. The resolution after calibration can reach 50 ps

[1]  Ryszard Szplet,et al.  Interpolating time counter with 100 ps resolution on a single FPGA device , 2000, IEEE Trans. Instrum. Meas..

[2]  Guosheng Qi,et al.  Cascading delay line time-to-digital converter with 75 ps resolution and a reduced number of delay cells , 2005 .

[3]  K. Różyc,et al.  A simple, precise, and low jitter delay/gate generator , 2003 .

[4]  J. Kalisz,et al.  Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .

[5]  Marcin Kowalski,et al.  High-resolution time-interval measuring system implemented in single FPGA device , 2004 .

[6]  A. Marchioro,et al.  An integrated 16-channel CMOS time to digital converter , 1994 .

[7]  K. Karadamoglou,et al.  An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.

[8]  Altera.  Apex ii programmable logic device family data sheet , 2002 .

[9]  Timo Rahkonen,et al.  A nonlinearity-corrected CMOS time digitizer IC with 20 ps single-shot precision , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[10]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[11]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.

[12]  R. Szymanowski.  Metastability effects in a two-stage time interpolator , 2003 .

[13]  E. Robutti,et al.  A 96-channel, 500 ps resolution TDC board for the BABAR experiment at SLAC , 1999, 1999 IEEE Conference on Real-Time Computer Applications in Nuclear Particle and Plasma Physics. 11th IEEE NPSS Real Time Conference. Conference Record (Cat. No.99EX295).

[14]  J. J. Williams,et al.  High-precision TDC in an FPGA using a 192 MHz quadrature clock , 2002, 2002 IEEE Nuclear Science Symposium Conference Record.

[15]  An Qi.  The test of data driven TDC application in high energy physics experiment , 2006 .

[16]  K. Anraku,et al.  Low power high resolution TDC with fast data conversion for balloon-borne experiments , 1996 .

[17]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[18]  Liu Ji.  Analysis of the Factors that Influence the Time Resolution of TOF in BESIII Detector , 2004 .

[19]  Jinyuan Wu,et al.  Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[20]  Thomas H. Cormen,et al.  Introduction to algorithms [2nd ed.] , 2001 .

[21]  R. Szymanowski,et al.  Field programmable gate array time counter with two-stage interpolation , 2005 .

[22]  Roberta Arcidiacono,et al.  A new drift chamber TDC readout for the high intensity program of the NA48 experiment , 2004 .

[23]  Clark Foley.  Characterizing metastability , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[24]  Jens Horstmann,et al.  Metastability behavior of CMOS ASIC flip-flops in theory and test , 1989 .

[25]  Juha Kostamovaara,et al.  A high-precision time-to-digital converter for pulsed time-of-flight laser radar applications , 1998, IEEE Trans. Instrum. Meas..

[26]  Roberto Roncella,et al.  A 250-ps time-resolution CMOS multihit time-to-digital converter for nuclear physics experiments , 1999 .

[27]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[28]  Józef Kalisz,et al.  Review of methods for time interval measurements with picosecond resolution , 2004 .

[29]  Mounir Boukadoum,et al.  A novel time-to-digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution , 2002, The 14th International Conference on Microelectronics,.