Data retention characteristics of sub-100 nm NAND flash memory cells

In contrast to the conventional theories, we have revealed that the most distinguished mechanism in the data retention phenomenon after Fowler-Nordheim (FN) stress in sub-100 nm NAND Flash memory cells is the annihilation of interface states. Interface state generation rate increases rapidly as the channel width of NAND flash cell decreases. Comparison of interface states and stress-induced leakage current (SILC) component during retention mode shows that the annihilation of interface states strongly affects data retention characteristics of the programmed cells.

[1]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[2]  S. Lai,et al.  Effects of avalanche injection of electrons into silicon dioxide—generation of fast and slow interface states , 1981 .

[3]  Katsuhiko Kubota,et al.  Detailed observation of small leak current in flash memories with thin tunnel oxides , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).

[4]  Heung-Soo Im,et al.  Highly manufacturable 1 Gb NAND flash using 0.12 /spl mu/m process technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[5]  Federico Pio,et al.  Modeling of the intrinsic retention characteristics of FLOTOX EEPROM cells under elevated temperature conditions , 1995 .

[6]  R. Shirota,et al.  Extended data retention process technology for highly reliable flash EEPROMs of 10/sup 6/ to 10/sup 7/ W/E cycles , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[7]  Chenming Hu,et al.  Electron trapping in very thin thermal silicon dioxides , 1981, 1981 International Electron Devices Meeting.

[8]  K. H. Lee,et al.  The kinetics of the oxide charge trapping and breakdown in ultrathin silicon dioxide , 1993 .

[9]  Donggun Park,et al.  A 2 Gb NAND flash memory with 0.044 /spl mu/m/sup 2/ cell size using 90 nm flash technology , 2002, Digest. International Electron Devices Meeting,.

[10]  Jin-Ki Kim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[11]  Anomalous hot-carrier induced degradation in very narrow channel nMOSFETs with STI structure , 1996, International Electron Devices Meeting. Technical Digest.

[12]  Tetsuo Endoh,et al.  A reliable bi-polarity write/erase technology in flash EEPROMs , 1990, International Technical Digest on Electron Devices.

[13]  C. Petit,et al.  Relaxation of interface states and positive charge in thin gate oxide after Fowler–Nordheim stress , 1993 .

[14]  G. Groeseneken,et al.  Degradation of tunnel-oxide floating-gate EEPROM devices and the correlation with high field-current-induced degradation of thin gate oxides , 1989 .

[15]  D. Schroder,et al.  Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM , 1998 .

[16]  Steve S. Chung,et al.  A new physical and quantitative width dependent hot carrier model for shallow-trench-isolated CMOS devices , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).