Formalizing UML State Machines for Automated Verification – A Survey