Low power mixed analog-digital signal processing

The power consumption of mixed-signal systems featured by an analog front-end, a digital back-end, and with signal processing tasks that can be computed with multiplications and accumulations, is analyzed. An implementation is proposed, composed of switched-capacitor mixed analog/digital multiply-accumulate units in the analog front-end, followed by an A/D converter. This implementation is shown to be superior in respect of power consumption compared to an equivalent implementation with a high-speed A/D converter in the front-end, to execute signal processing tasks that include decimation. The power savings are only due to relaxed requirement on A/D conversion rate, as a direct consequence of the decimation. In a case study of a narrowband FIR filter, realized with four multiply-accumulate units, and with a decimation factor of 100; power saving is 54 times. Implementation details are given, the power consumption, and the thermal noise are analyzed.

[1]  Jan-Erik Eklund,et al.  Realization of fully programmable narrow-band FIR filters with SC technique , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[2]  Herman Schmit,et al.  A low-power 16-bit multiplier-accumulator using series-regulated mixed swing techniques , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[3]  Michiel Steyaert,et al.  Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits , 1996, Proceedings of Custom Integrated Circuits Conference.

[4]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[5]  Christer Svensson,et al.  A novel mixed analog/digital MAC unit implemented with SC technique suitable for fully programmable narrow-band FIR filter applications , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[6]  D. Hodges,et al.  A charge transfer multiplying digital-to-analog converter , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Paul R. Gray,et al.  Design considerations for low-power, high-speed CMOS analog/digital converters , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[8]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[9]  K. Hara,et al.  A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[10]  L.R. Carley,et al.  An analog CMOS IC for template matching , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[11]  M. Timko,et al.  A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.