A CMOS adiabatic logic for low power circuit design

In this paper, we designed the low power energy recovery circuit using the adiabatic method. The circuit avoids non-abiabatic loss using the output to ground path current control technique by the output signal. Since the circuit operates low frequency (down to 200MHz), we can save the power consumption than other adiabatic circuit. Proposed circuit was designed using TSMC 0.35/spl mu/m CMOS Technology. Simulation result shows that the circuit can be operating up to 400MHz.

[1]  Chulwoo Kim,et al.  Low-power adiabatic computing with NMOS energy recovery logic , 2000 .

[2]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[3]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Zhou Runde,et al.  High efficient energy recovery logic for adiabatic computing , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[5]  Chulwoo Kim,et al.  NMOS energy recovery logic , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[6]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[7]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .