Discrepancy Reduction Between the Topology of Dataflow Graph and the Topology of FPGA Structure