Optimum Reduction of Programmable Logic Array
暂无分享,去创建一个
[1] Werner Grass. A Depth-First Branch-and-Bound Algorithm for Optimal PLA Folding , 1982, 19th Design Automation Conference.
[2] Alberto L. Sangiovanni-Vincentelli,et al. Techniques for Programmable Logic Array Folding , 1982, 19th Design Automation Conference.
[3] Roy A. Wood. A High Density Programmable Logic Array Chip , 1979, IEEE Transactions on Computers.
[4] T. C. Hu,et al. Multi-Terminal Network Flows , 1961 .
[5] Alberto L. Sangiovanni-Vincentelli,et al. An Algorithm for Optimal PLA Folding , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] J. R. Egan,et al. Optimal Bipartite Folding of PLA , 1982, DAC 1982.
[7] S. Vajda,et al. Integer Programming and Network Flows , 1970 .