Very high density interconnect elastomer chip sockets

The integration of more and more functionality into smaller and smaller form factor electronic products, drives the need for denser chip to substrate interconnect systems. As the number of I/O pins increases, the use of area array chips or packages becomes inevitable. Metal patterned elastomer chip sockets have now been improved to work with contact densities as high as 80 000 contacts/cm/sup 2/ corresponding to a pitch of 36 /spl mu/m. Sockets with 10 000 contacts and a 72-/spl mu/m pitch have survived more than 400 cycles in air-to-air thermal cycling chambers as well as freezing shocks caused by dipping into liquid nitrogen. Although the daisy chain test circuits breaks for temperatures lower than -50/spl deg/C and higher than 90/spl deg/C, they always return to the initial resistance values when entering the normal temperature range. The combination of a gold-to-gold contact interface and the elastic features of the contact bumps makes this socket an ideal compliance layer between bare chips and different types of carrier substrates, reducing the problems caused by thermomechanical mismatch between the substrate and the chip. Bad dies can easily be replaced, since the chip is not soldered or glued to the socket. The size and the possibility to control the geometry of the contacts provides means to maintain a good high-frequency characteristic impedance matching all the way to the chip pad.

[1]  Hjalmar Hesselbom,et al.  Elastomer chip sockets for reduced thermal mismatch problems and effortless chip replacement, preliminary investigations , 2003 .

[2]  Hiroaki Toshima,et al.  Packaging structure for integrated circuits. , 1989 .

[3]  J. Lau,et al.  Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies , 1996 .

[4]  M. Williams,et al.  Flip chip on board connection technology: process characterization and reliability , 1994 .

[5]  A. Skipor,et al.  Encapsulation Of Flip Chip Structures , 1992, Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[6]  Herbert Reichl,et al.  Environmental assessments of electronics: a new model to bridge the gap between full life cycle evaluations and product design , 1997, Proceedings of the 1997 IEEE International Symposium on Electronics and the Environment. ISEE-1997.

[7]  Joy Laskar,et al.  High density packaging in 2010 and beyond , 2002, Proceedings of the 4th International Symposium on Electronic Materials and Packaging, 2002..

[8]  A. Middendorf,et al.  Environmental performance of mobile products , 1999, Proceedings of the 1999 IEEE International Symposium on Electronics and the Environment (Cat. No.99CH36357).

[9]  Steven C. Machuga,et al.  The importance of material selection for flip chip on board assemblies , 1994 .

[10]  Osamu Yamaguchi,et al.  Solder joint reliability of BGA package with Sn-Bi system solder balls , 2001 .