论文信息 - A highly manufacturable corner rounding solution for 0.18 /spl mu/m shallow trench isolation

A highly manufacturable corner rounding solution for 0.18 /spl mu/m shallow trench isolation

In this work, we first establish the relationship between corner leakage and corner rounding through device simulation. Then, we demonstrate a novel method to produce corner rounding, using a post-CMP, high temperature re-oxidation process (HTR-STI). A semi-empirical model correlating rounding with re-oxidation and nitride mask thickness is derived from mechanical studies. Finally, we show the electrical properties of devices with HTR-STI for the 0.18 /spl mu/m technology.

[1] A. Chatterjee,et al. A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 /spl mu/m CMOS technologies and beyond , 1996, International Electron Devices Meeting. Technical Digest.

[2] A. S. Grove,et al. General Relationship for the Thermal Oxidation of Silicon , 1965 .

[3] K. Shimizu,et al. Corner-rounded shallow trench isolation technology to reduce the stress-induced tunnel oxide leakage current for highly reliable flash memories , 1996, International Electron Devices Meeting. Technical Digest.

[4] Srinivasan,et al. A Novel 1b Trench DRAM Cell With Raised Shallow Trench Isolation (RSTI) , 1997, 1997 Symposium on VLSI Technology.