SAM interpretation of interfacial anomaly in flip-chip BGA package with 65 nm Cu/low-κ integrated circuits device
暂无分享,去创建一个
P. Lee | C. Lee | Ka Yau Lee | Ai Min Tan
[1] Jinlin Wang,et al. The effect of flow properties on filler settling of underfill in the flip chip package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).
[2] T. Tang,et al. Detection of underfill epoxy defects in flip chip packages with the aid of SAM, parallel polishing and FIB , 1999, Proceedings of the 1999 7th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.99TH8394).
[3] Lianhua Fan,et al. Effect of filler settling of underfill encapsulant on reliability performance , 2001, Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (IEEE Cat. No.01TH8562).
[4] S. Pozder,et al. Analysis of flip-chip packaging challenges on copper/low-k interconnects , 2003 .
[5] A. Dasgupta,et al. Impact of underfill filler particles on reliability of flip chip interconnects , 1997, Proceedings. The First IEEE International Symposium on Polymeric Electronics Packaging, PEP '97 (Cat. No.97TH8268).
[6] N. Tsai,et al. Underfill characterization for low-k dielectric / Cu interconnect IC flip-chip package reliability , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).