Design of Nova Decoder for H.265/HEVC

This paper represents the Nova decoder design for latest standard of video coding H.265/HEVC. Power optimization is the main priority of the propound decoder at various levels of the system like wise physical, circuit, algorithm and architecture levels. The proposed design is able to decode QCIF 30fps at maximum frequency with optimized power supply and 80% in area reduction with UMC 180nm technology. Video quality and less power dissipation is the highest priority for the portable devices in the present era in which our propound design will meet all requirements.

[1]  Oliver Chiu-sing Choy,et al.  Low-power H.264/AVC baseline decoder for portable applications , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[2]  Liang-Gee Chen,et al.  Hardware architecture design of an H.264/AVC video codec , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Waleed Ahmed El-Ghobashy,et al.  An efficient implementation method of H.264 CAVLC video coding using FPGA , 2015, 2015 11th International Computer Engineering Conference (ICENCO).

[4]  Chen-Yi Lee,et al.  A memory-efficient deblocking filter for H.264/AVC video coding , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  Wu Di,et al.  A VLSI architecture design of CAVLC decoder , 2003, ASICON 2003.

[6]  Seung-Ho Lee,et al.  MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Oliver Chiu-sing Choy,et al.  Priority-Based Heading One Detector in H.264/AVC Decoding , 2007, EURASIP J. Embed. Syst..