A 6-Bit 2-GS/s Flash Aanlog-to-Digital Converter in 0.18-μm CMOS Process
暂无分享,去创建一个
[1] M. Vertregt,et al. A 6b 1.6 Gsample/s flash ADC in 0.18 /spl mu/m CMOS using averaging termination , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[2] Y. Baeyens,et al. A 5-b 10-GSample/s a/D converter for 10-gb/s optical receivers , 2004, IEEE Journal of Solid-State Circuits.
[3] Pedro M. Figueiredo,et al. Averaging technique in flash analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] K. Kattmann,et al. A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] A. Abidi,et al. A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[6] M.-C.F. Chang,et al. A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging , 2005, IEEE Journal of Solid-State Circuits.
[7] M. Vertregt,et al. A 6b 1.6 Gsample/s flash ADC in 0.18 μm CMOS using averaging termination , 2002 .