An approach to manage reconfigurations and reduce area cost in hard real-time reconfigurable systems

This article presents a methodology for building real-time reconfigurable systems that ensures that all the temporal constraints of a set of applications are met while optimizing the utilization of the available reconfigurable resources. Starting from a static platform that meets all the real-time deadlines, our approach takes advantage of runtime reconfiguration in order to reduce the area needed while guaranteeing that all the deadlines are still met. This goal is achieved by identifying which tasks must be always ready for execution in order to meet the deadlines and by means of a methodology that also allows reducing the area requirements.

[1]  Majid Sarrafzadeh,et al.  An approximation algorithm for scheduling on heterogeneous reconfigurable resources , 2009, TECS.

[2]  Marco Platzner,et al.  A Heuristic Approach to Schedule Periodic Real-Time Tasks on Reconfigurable Hardware , 2005, FPL.

[3]  Zexin Pan,et al.  Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Jürgen Becker,et al.  Operating System for Runtime Reconfigurable Multiprocessor Systems , 2011, Int. J. Reconfigurable Comput..

[5]  Florian Dittmann,et al.  Hard Real-Time Reconfiguration Port Scheduling , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Roberto Cordone,et al.  Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[8]  Approximation Algorithm , 2008, Encyclopedia of Algorithms.

[9]  Hessam Kooti,et al.  Transition-aware real-time task scheduling for reconfigurable embedded systems , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[10]  Nikil D. Dutt,et al.  Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Majid Sarrafzadeh,et al.  An optimal algorithm for minimizing run-time reconfiguration delay , 2004, TECS.

[12]  Marco Platzner,et al.  ReconOS: An RTOS Supporting Hard-and Software Threads , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[13]  Marco Platzner,et al.  Online scheduling and placement of real-time tasks to partially reconfigurable devices , 2003, RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003.

[14]  Robert W. Brodersen,et al.  File system access from reconfigurable FPGA hardware processes in BORPH , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[15]  Zhiyuan Li,et al.  Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation , 2002, FPGA '02.

[16]  Juanjo Noguera,et al.  Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling , 2004, TECS.

[17]  Laszlo A. Belady,et al.  A Study of Replacement Algorithms for Virtual-Storage Computer , 1966, IBM Syst. J..

[18]  Jürgen Teich,et al.  Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.

[19]  Scott Hauck,et al.  Configuration prefetch for single context reconfigurable coprocessors , 1998, FPGA '98.

[20]  Marco Platzner,et al.  Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[21]  Juanjo Noguera,et al.  Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[22]  Carlos González,et al.  A task graph execution manager for reconfigurable multi-tasking systems , 2010, Microprocess. Microsystems.

[23]  Mahmood Fazlali,et al.  Efficient task scheduling for runtime reconfigurable systems , 2010, J. Syst. Archit..

[24]  Robert W. Brodersen,et al.  Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[25]  Krishna M. Kavi,et al.  A Formal Definition of Data Flow Graph Models , 1986, IEEE Transactions on Computers.