NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS

This paper presents the design of high-speed full adder circuits using a new CMOS mixed mode logic family. The objective of this work is to present a new full adder design circuits combined with current mode circuit in one unit to implement a full adder cell. This paper also discusses a highspeed hybrid majority function based 1-bit full adder that uses MOS capacitors (MOSCAP) in its structure with conventional static and dynamic CMOS logic circuit. The static Majority function (bridge) design style enjoys a high degree of regularity and symmetric higher density than the conventional CMOS design style as well as lower power consumption by using bridge transistors. This technique helps in reducing power consumption, propagation delay, and area of digital circuits while maintaining low complexity of mixedmode logic designs. Dynamic CMOS circuits enjoy area, delay and testability advantages over static CMOS circuits. Simulation results illustrate the superiority of the new designed adder circuits against the reported conventional CMOS, dynamic and majority function adder circuits, in terms of power, delay, power delay product (PDP) and energy delay product (EDP). The design is implemented on UMC 0.18μm process models in Cadence Virtuoso Schematic Composer at 1.8 V single ended supply voltage and simulations are carried out on Spectre S. .

[1]  Sanu Mathew,et al.  Comparison of high-performance VLSI adders in the energy-delay space , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  D.P. Siewiorek,et al.  Testing of digital systems , 1981, Proceedings of the IEEE.

[3]  V. Beiu,et al.  On the Reliability of Majority Gates Full Adders , 2008, IEEE Transactions on Nanotechnology.

[4]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[5]  Chip-Hong Chang,et al.  A review of 0.18-μm full adder performances for tree structured arithmetic circuits , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Z. Abid,et al.  Low power n-bit adders and multiplier using lowest-number-of-transistor 1-bit adders , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[7]  Miss A.O. Penney.  (b) , 1974, The New Yale Book of Quotations.

[8]  Kumar,et al.  New Design Methodologies for High Speed Low-Voltage 1-Bit CMOS Full Adder Circuits , 2011 .

[9]  Keivan Navi,et al.  New high-performance majority function based full adders , 2009, 2009 14th International CSI Computer Conference.

[10]  Omid Kavehei,et al.  A Novel CMOS Full Adder , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[11]  Tack-Don Han,et al.  Fast area-efficient VLSI adders , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[12]  Keivan Navi,et al.  Two New Low-Power and High-Performance Full Adders , 2009, J. Comput..

[13]  Mostafa Rahimi Azghadi,et al.  A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter , 2009, Microelectron. J..

[14]  Keivan Navi,et al.  A Novel Mixed Mode Current and Dynamic Voltage Full Adder , 2008 .

[15]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[16]  Uming Ko,et al.  Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[18]  Bart R. Zeydel,et al.  Energy optimization of pipelined digital systems using circuit sizing and supply scaling , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Keivan Navi,et al.  A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems , 2007 .

[20]  John P. Uyemura.  Introduction to VLSI Circuits and Systems , 2001 .

[21]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[22]  Sudarshan Tiwari,et al.  A New Mixed Gate Diffusion Input Full Adder Topology for High Speed Low Power Digital Circuits , 2009 .

[23]  Keivan Navi,et al.  On the design of low power 1-bit full adder cell , 2009, IEICE Electron. Express.

[24]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Omid Kavehei,et al.  A novel low-power full-adder cell for low voltage , 2009, Integr..

[26]  Navi Keivan,et al.  A New Full-Adder Based on Majority Function and Standard Gates , 2010 .

[27]  Subodh Wairya,et al.  A Novel Design for Testability of Multiple Precharged Domino CMOS Circuits , 2009 .

[28]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[29]  G.A. Jullien,et al.  A method of majority logic reduction for quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[30]  Omid Kavehei,et al.  Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell , 2008, J. Comput..

[31]  Keivan Navi,et al.  Ultra high speed Full Adders , 2008, IEICE Electron. Express.

[32]  John P. Uyemura,et al.  CMOS Logic Circuit Design , 1992 .

[33]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[34]  Keivan Navi,et al.  An energy efficient full adder cell for low voltage , 2009, IEICE Electron. Express.

[35]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[36]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[37]  Abbas Golmakani,et al.  A high-speed hybrid Full Adder with low power consumption , 2012, IEICE Electron. Express.

[38]  Keivan Navi,et al.  A New Low Power Dynamic Full Adder Cell Based on Majority Function , 2008 .

[39]  Edwin Hsing-Mean Sha,et al.  A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[40]  Mostafa Rahimi Azghadi,et al.  Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[41]  K. W. Current,et al.  CMOS current comparator circuit , 1983 .

[42]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[43]  Sudarshan Tiwari,et al.  New Design Methodologies for High Speed Low Power XOR-XNOR Circuits , 2009 .

[44]  Keivan Navi,et al.  Performance of CMOS current mode full adders , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[45]  Keivan Navi,et al.  High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells , 2010 .

[46]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[47]  Mark Vesterbacka.  A 14-transistor CMOS full adder with full voltage-swing nodes , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).