Low-voltage micropower asynchronous multiplier for hearing instruments
暂无分享,去创建一个
[1] J. S. Chang,et al. Analysis and design of power efficient class D amplifier output stages , 2000 .
[2] Earl E. Swartzlander,et al. Power-delay characteristics of CMOS multipliers , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.
[3] 이광현,et al. 저전력 설계를 위한 면적 절약형 곱셈기 구조에 관한 연구 ( A Hardware Reduced Multiplier for Low Power Design ) , 1998 .
[4] Chiu-Sing Choy,et al. Asynchronous cross-pipelined multiplier , 2001 .
[5] Lan-Da Van,et al. Design of the lower error fixed-width multiplier and its application , 2000 .
[6] Byung-Soo Choi,et al. Asynchronous array multiplier with an asymmetric parallel array structure , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.
[7] Sung-Mo Kang,et al. CMOS digital integrated circuits , 1995 .
[8] Steven M. Nowick,et al. An introduction to asynchronous circuit design , 1998 .
[9] S. K. Nandy,et al. Power minimization using control generated clocks , 2000, Proceedings 37th Design Automation Conference.
[10] Eckhard Grass,et al. A low-power asynchronous VLSI FIR filter , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.
[11] L. S. Nielsen,et al. Designing asynchronous circuits for low power: an IFIR filter bank for a digital hearing aid , 1999, Proc. IEEE.
[12] Joseph Sylvester Chang,et al. A parametric formulation of the generalized spectral subtraction method , 1998, IEEE Trans. Speech Audio Process..