Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models