An EEPROM compact circuit model
暂无分享,去创建一个
[1] M. Lanzoni,et al. Transient simulation of the ERASE cycle of floating gate EEPROMs , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[2] Chi Chang,et al. Corner-field induced drain leakage in thin oxide MOSFETs , 1987, 1987 International Electron Devices Meeting.
[3] P. Klein,et al. Description of the bias dependent overlap capacitance at LDD MOSFETs for circuit applications , 1993, Proceedings of IEEE International Electron Devices Meeting.
[4] P. Klein,et al. A short channel charge LDD-MOSFET model for analog and digital circuits with low overdrive voltage , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[5] Marius K. Orlowski,et al. An EEPROM model for low power circuit design and simulation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.
[6] S. Keeney,et al. Two-dimensional numerical analysis of floating-gate EEPROM devices , 1993 .
[7] H. Grubin. The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.
[8] B. Riccò,et al. Quantum-mechanical modeling of accumulation layers in MOS structure , 1992 .
[9] P. Liu,et al. A theoretical model for the current-voltage characteristics of a floating-gate EEPROM cell , 1993 .
[10] B. Eitan,et al. Analysis and modeling of floating-gate EEPROM cells , 1986, IEEE Transactions on Electron Devices.
[11] M. Lenzlinger,et al. Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .